


NOTE: UART\_RXD0 is tied to PROG\_MOSI, and UART\_TXD0 is tied to PROG\_MISO, internal to the Mote.  
CY7C6013 TxD0 should be tri-stated when programming the Mote.



RENE and MICA Motes have a main processor, the AT90LS3535, and a secondary processor, the AT90LS2343. Both program their internal FLASH using the SCK, MISO, MOSI, and RESET pins.

MICA2 Motes have the Atmega128 processor. The internal FLASH is also programmed using the SCK, MISO, MOSI, and RESET pins. There is also an external FLASH memory on the MICA2s. JTAG is also available.

MOTE History:  
First there was RENE MOTE. Radio was TR1000. Battery attached with wires.  
Then there was MICA MOTE. Radio was TR1000. Battery and board were one unit.  
Then came MICA2. Radio was now CC1000. Board piggy-backed to batteries but joined with soft wires.  
Somewhere along the way there was MICA DOT, the round version.

Highest Used Designators:  
R25, TP28, L12

Current consumption may exceed 500mA USB spec!

P1 KUSB-SMT2-AP1S-B30 USB-A Plug, SMT KYCON

P2 KUSB-SMT2-AP1S-B30 USB-A Plug, SMT KYCON

J2 896-30-008-90-000 Dual USB-A Jack, THR Mill-Max

Xilinx pin assignments for configuration and operation

Port	Config.	Operation
PC7	FPGA_D7	-
PC6	FPGA_D6	-
PC5	FPGA_D5	-
PC4	FPGA_D4	-
PC3	FPGA_D3	SEN
PC2	FPGA_D2	SDIO
PC1	FPGA_D1	SDO
PC0	FPGA_D0	SCLK
Pd7	LED	LED
Pd6	PROG_B	PROB_B
Pd5	DONE	DONE
Pd4	CCLK	CCLK
Pd3	CS_B	-
Pd2	RDWR_B	-
Pd1	BUSY	-
Pd0	INIT_B	-
PE7	RADIO_IO_8	RADIO_IO_8
PE6	RADIO_IO_7	RADIO_IO_7
PE5	RADIO_IO_6	RADIO_IO_6
PE4	RADIO_IO_5	RADIO_IO_5
PE3	RADIO_IO_4	RADIO_IO_4
PE2	RADIO_IO_3	RADIO_IO_3
PE1	RADIO_IO_2	RADIO_IO_2
PE0	RADIO_IO_1	RADIO_IO_1

REV 1.2  
Grounded pin 33 of Cypress USB chip  
Added 3.3uH inductor to ADC/DAC crystal.  
Fixed Xilinx pin configuration table

Title		
NOISE GENERATOR		
Size	Document Number	Rev
B	P:\Orbit\USBNoiseGenerator\Version1Rev1	13
Date:	Thursday, February 23, 2006	Sheet 1 of 5